What is claimed is:

1. A method of forming a dielectric layer comprising:

forming a layer of hafnium oxide by chemical vapor deposition; and

forming a layer of a lanthanide oxide by electron beam evaporation, wherein the layer of hafnium oxide is adjacent to and in contact with the layer of lanthanide oxide.

2. The method of claim 1, wherein the method further includes forming the layer of hafnium oxide on a substrate and forming the layer of lanthanide oxide on the layer of hafnium oxide.

3. The method of claim 1, wherein the method further includes forming the layer of lanthanide oxide on a substrate and forming the layer of hafnium oxide on the layer of lanthanide oxide.

4. The method of claim 1, wherein the method further includes controlling the forming of the layer of hafnium oxide and the forming of the layer of the lanthanide oxide to form a lanthanide oxide/hafnium oxide nanolaminate.

5. The method of claim 1, wherein the method further includes limiting a combined thickness of lanthanide oxide layers to a thickness ranging from about 2 nanometers to about 10 nanometers.

6. The method of claim 1, wherein the method further includes limiting a combined thickness of hafnium oxide layers to a thickness ranging from about 2 nanometers to about 10 nanometers.

7. The method of claim 1, wherein the method further includes forming one or more layers of lanthanide oxide, each layer of lanthanide oxide having a thickness ranging from about 2 nanometers to about 10 nanometers.

8. The method of claim 1, wherein forming a layer of a lanthanide oxide includes forming an oxide selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

9. The method of claim 1, wherein the method further includes maintaining the substrate at a temperature ranging from about 100 °C to about 150 °C during electron beam deposition and maintaining the substrate at a temperature ranging from about 200 °C to about 400 °C during chemical vapor deposition.

10. The method of claim 1, wherein forming a layer of hafnium oxide by chemical vapor deposition includes forming a layer of hafnium oxide by chemical vapor deposition using precursors that do not contain carbon.

11. The method of claim 1, wherein the method further includes adding oxygen during the electron beam evaporation of the layer of lanthanide oxide.

12. A method of forming a dielectric layer comprising:

forming a layer of hafnium oxide on a substrate by chemical vapor deposition using a $Hf(NO_3)_4$ precursor; and

forming a layer of a lanthanide oxide on the layer of hafnium oxide by electron beam evaporation.

13. The method of claim 12, wherein the method further includes controlling the forming of the layer of hafnium oxide and the forming of the layer of the lanthanide oxide to form a lanthanide oxide/hafnium oxide nanolaminate.

14. The method of claim 12, wherein the method further includes limiting a combined thickness of lanthanide oxide layers to a thickness between about 2 nanometers and about 10 nanometers.

15. The method of claim 12, wherein forming a layer of a lanthanide oxide includes forming an oxide selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

16. The method of claim 12, wherein the method further includes maintaining the substrate at a temperature ranging from about 100 °C to about 150 °C during electron beam deposition and maintaining the substrate at a temperature ranging from about 200 °C to about 400 °C during chemical vapor deposition.

17. A method of forming a capacitor, comprising:

forming a first conductive layer on a substrate;

forming a dielectric layer on the first conductive layer; and

forming a second conductive layer on the dielectric layer, wherein forming the dielectric layer includes:

forming a layer of hafnium oxide on the first conductive layer by chemical vapor deposition using a $Hf(NO_3)_4$ precursor; and

forming a layer of a lanthanide oxide on the layer of hafnium oxide by electron beam evaporation, wherein the dielectric layer is formed with a combined thickness of lanthanide oxide layers limited to between about 2 nanometers and about 10 nanometers.

18. The method of claim 17, wherein the method further includes controlling the forming of the layer of hafnium oxide and the forming of the layer of the lanthanide oxide on the layer of hafnium to form a lanthanide oxide/hafnium oxide nanolaminate.

19. The method of claim 17, wherein forming a layer of a lanthanide oxide includes forming an oxide selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

20. The method of claim 17, wherein the method further includes maintaining the substrate at a temperature ranging from about 100 °C to about 150 °C during electron beam deposition and maintaining the substrate at a temperature ranging from about 200 °C to about 400 °C during chemical vapor deposition.

21. A method of forming a transistor comprising:

forming a source region and a drain region in a substrate, the source region and the drain region separated by a body region;

forming a dielectric layer on the body region, the dielectric layer containing a nanolaminate of hafnium oxide and a lanthanide oxide; and

coupling a gate to the dielectric layer, wherein forming the nanolaminate includes:

forming a layer of hafnium oxide by chemical vapor deposition; and

forming a layer of a lanthanide oxide by electron beam evaporation.

22. The method of claim 21, wherein the method further includes limiting a combined thickness of lanthanide oxide layers to a thickness between about 2 nanometers and about 10 nanometers.

23. The method of claim 21, wherein the method further includes forming one or more layers of lanthanide oxide, each layer limited to a thickness between about 2 nanometers and about 10 nanometers.

24. The method of claim 21, wherein forming a layer of a lanthanide oxide includes forming an oxide selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

25. The method of claim 21, wherein forming a layer of a hafnium oxide by chemical vapor deposition includes using a hafnium-nitrato precursor.

26. The method of claim 21, wherein forming a layer of hafnium oxide by chemical vapor deposition includes forming a layer of hafnium oxide by chemical vapor deposition using precursors that do not contain carbon.

27. The method of claim 21, wherein the method further includes maintaining the substrate at a temperature ranging from about 100 °C to about 150 °C during

electron beam deposition and maintaining the substrate at a temperature ranging from about 200 °C to about 400 °C during chemical vapor deposition.

28. The method of claim 21, wherein the method further includes adding oxygen during the electron beam evaporation of the layer of lanthanide oxide.

29. A method of forming a memory comprising:

forming a number of access transistors including forming a dielectric layer on a body region in a substrate, the body region between a source region and a drain region; and

forming a number of word lines, each word line coupled to one of the number of access transistors, wherein forming the dielectric layer includes:

forming a layer of hafnium oxide on the body region by chemical vapor deposition using precursors that do not contain carbon; and

forming a layer of a lanthanide oxide on the layer of hafnium oxide by electron beam evaporation.

30. The method of claim 29, wherein the method further includes limiting a combined thickness of lanthanide oxide layers to between about 2 nanometers and about 10 nanometers and limiting a combined thickness of hafnium oxide layers to between about 2 nanometers and about 10 nanometers.

31. The method of claim 29, wherein the method further includes forming one or more layers of lanthanide oxide, each layer limited to a thickness between about 2 nanometers and about 10 nanometers.

32. The method of claim 29, wherein forming a layer of a lanthanide oxide includes forming an oxide selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

33. The method of claim 29, wherein forming a layer of a hafnium oxide by chemical vapor deposition includes using a hafnium-nitrato precursor.

34. The method of claim 29, wherein forming a dielectric layer includes forming two or more layers of lanthanide oxide with at least two layers having different lanthanide oxides selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

35. The method of claim 29, wherein the method further includes maintaining the substrate at a temperature ranging from about 100 °C to about 150 °C during electron beam deposition and maintaining the substrate at a temperature ranging from about 200 °C to about 400 °C during chemical vapor deposition.

36. The method of claim 29, wherein the method further includes adding oxygen during the electron beam evaporation of the layer of lanthanide oxide.

37. A method of forming an electronic system comprising:

providing a controller; and

coupling a device to the controller, wherein at least one of the controller and the device includes a dielectric layer having a nanolaminate of hafnium oxide and a lanthanide oxide, wherein forming the nanolaminate includes:

forming a layer of hafnium oxide by chemical vapor deposition; and

forming a layer of a lanthanide oxide by electron beam evaporation.

38. The method of claim 37, wherein the method further includes limiting a combined thickness of lanthanide oxide layers to between about 2 nanometers and about 10 nanometers.

39. The method of claim 37, wherein the method further includes limiting a combined thickness of hafnium oxide layers to between about 2 nanometers and about 10 nanometers.

40. The method of claim 37, wherein the method further includes forming one or more layers of lanthanide oxide, each layer limited to a thickness between about 2 nanometers and about 10 nanometers.

41. The method of claim 37, wherein forming a layer of a lanthanide oxide includes forming an oxide selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

42. The method of claim 37, wherein forming a layer of a hafnium oxide by chemical vapor deposition includes using a hafnium-nitrato precursor.

43. The method of claim 37, wherein forming a layer of hafnium oxide by chemical vapor deposition includes forming a layer of hafnium oxide by chemical vapor deposition using precursors that do not contain carbon.

44. The method of claim 37, wherein the method further includes maintaining the substrate at a temperature ranging from about 100 °C to about 150 °C during electron beam deposition and maintaining the substrate at a temperature ranging from about 200 °C to about 400 °C during chemical vapor deposition.

45. The method of claim 37, wherein the method further includes adding oxygen during the electron beam evaporation of the layer of lanthanide oxide.

46. A device having a dielectric layer comprising:

a chemical vapor deposited hafnium oxide layer; and

an electron beam evaporated lanthanide oxide layer, wherein the chemical vapor deposited hafnium oxide layer is deposed adjacent to and contacting the electron beam evaporated lanthanide oxide layer.

47. The device of claim 46, wherein the chemical vapor deposited hafnium oxide layer and the electron beam evaporated lanthanide oxide layer are layers in a lanthanide oxide/hafnium oxide nanolaminate.

48. The device of claim 46, further including a number of electron beam evaporated lanthanide oxide layers, wherein the combined thickness of the electron beam evaporated lanthanide oxide layers ranges about 2 nanometers to about 10 nanometers.

49. The device of claim 46, further including a number of chemical vapor deposited hafnium oxide layers, wherein the combined thickness of the chemical vapor deposited hafnium oxide layers ranges about 2 nanometers to about 10 nanometers.

50. The device of claim 46, wherein the chemical vapor deposited hafnium oxide layer and the electron beam evaporated lanthanide oxide layer are layers in a lanthanide oxide/hafnium oxide nanolaminate having one or more layers of electron beam evaporated lanthanide oxide, each layer of electron beam evaporated lanthanide oxide having a thickness of ranging from about 2 nanometers to about 10 nanometers.

51. The device of claim 46, wherein the dielectric layer has one or more electron beam evaporated lanthanide oxides selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

52. A capacitor, comprising:

a first conductive layer;

a dielectric layer containing a hafnium oxide/ lanthanide oxide nanolaminate disposed on the first conductive layer, the nanolaminate having one or more lanthanide oxide layers, the lanthanide layers of the nanolaminate having a combined thickness ranging from about 2 nanometers to about 10 nanometers; and

a second conductive layer disposed on the dielectric layer, wherein the

hafnium oxide/ lanthanide oxide nanolaminate includes an electronic beam evaporated lanthanide oxide layer adjacent to and in contact with a chemical vapor deposited hafnium oxide layer.

53. The capacitor of claim 52, wherein the chemical vapor deposited hafnium oxide layer is disposed on the first conductive layer.

54. The capacitor of claim 52, wherein the hafnium oxide/ lanthanide oxide nanolaminate includes an electron beam evaporated lanthanide oxide layer disposed on the first conductive layer.

55. The capacitor of claim 52, wherein the electron beam evaporated lanthanide oxide layer includes an oxide selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

56. A transistor comprising:

a body region in a substrate between a source region and a drain region;

a dielectric layer disposed on the body region; and

a gate coupled to the dielectric layer, wherein the dielectric layer includes:

a chemical vapor deposited hafnium oxide layer; and

an electron beam evaporated lanthanide oxide layer, wherein the chemical vapor deposited hafnium oxide layer is deposed adjacent to and contacting the electron beam evaporated lanthanide oxide layer.

57. The transistor of claim 56, wherein the chemical vapor deposited hafnium oxide layer and the electron beam evaporated lanthanide oxide layer are layers in a lanthanide oxide/hafnium oxide nanolaminate.

58. The transistor of claim 56, wherein the dielectric layer contains one or more electron beam evaporated lanthanide oxide layers having a combined thickness ranging from about 2 nanometers to about 10 nanometers.

59. The transistor of claim 56, wherein the dielectric layer contains one or more chemical vapor deposited hafnium oxide layers having a combined thickness ranging from about 2 nanometers to about 10 nanometers.

60. The transistor of claim 56, wherein the chemical vapor deposited hafnium oxide layer and the electron beam evaporated lanthanide oxide layer are layers in a lanthanide oxide/hafnium oxide nanolaminate having one or more layers of electron beam evaporated lanthanide oxide, each layer of the electron beam evaporated lanthanide oxide layers having a thickness ranging from about 2 nanometers to about 10 nanometers.

61. The transistor of claim 56, wherein the dielectric layer has one or more electron beam evaporated lanthanide oxides selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

62. A memory comprising:

a number of access transistors, each access transistor including a gate coupled to a dielectric layer, the dielectric layer disposed on a body region in a substrate, the body region between a source region and a drain region; and

a number of bit lines, each bit line coupled to one of the number of access transistors, wherein the dielectric layer includes a hafnium oxide / lanthanide oxide nanolaminate having a chemical vapor deposited hafnium oxide layer and one or more electron beam evaporated lanthanide oxide layers with a combined thickness of the electron beam lanthanide oxide layers ranging from about 2 nanometers to about 10 nanometers.

63. The memory of claim 62, wherein the chemical vapor deposited hafnium oxide layer is disposed on the body region.

64. The memory of claim 62, wherein the hafnium oxide/ lanthanide oxide nanolaminate includes an electron beam evaporated lanthanide oxide layer disposed on the body region.

65. The memory of claim 62, wherein the hafnium oxide/ lanthanide oxide nanolaminate includes a combined thickness of hafnium oxide layers ranging from about 2 nanometers to about 10 nanometers.

66. The memory of claim 62, wherein the electron beam evaporated lanthanide oxide layer includes an oxide selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.

67. An electronic system comprising:

a controller; and

an electronic device coupled to the controller, wherein at least one of the controller and the electronic device includes a dielectric layer, the dielectric layer including:

a chemical vapor deposited hafnium oxide layer; and

an electron beam evaporated lanthanide oxide layer, wherein the chemical vapor deposited hafnium oxide layer is deposed adjacent to and contacting the electron beam evaporated lanthanide oxide layer.

68. The electronic system of claim 67, wherein the chemical vapor deposited hafnium oxide layer and the electron beam evaporated lanthanide oxide layer are layers in a lanthanide oxide/hafnium oxide nanolaminate.

69. The electronic system of claim 67, wherein the dielectric layer contains one or more electron beam evaporated lanthanide oxide layers with a combined thickness ranging from about 2 nanometers to about 10 nanometers.

70. The electronic system of claim 67, wherein the dielectric layer contains one or more chemical vapor deposited hafnium oxide layers with a combined thickness ranging from about 2 nanometers to about 10 nanometers.

71. The electronic system of claim 67, wherein the chemical vapor deposited hafnium oxide layer and the electron beam evaporated lanthanide oxide layer are layers in a lanthanide oxide/hafnium oxide nanolaminate having one or more layers of electron beam evaporated lanthanide oxide, each layer of electron beam evaporated lanthanide oxide having a thickness ranging from about 2 nanometers to about 10 nanometers.

72. The electronic system of claim 67, wherein the dielectric layer has one or more electron beam evaporated lanthanide oxides selected from Pr_2O_3, Nd_2O_3, Sm_2O_3, Gd_2O_3, and Dy_2O_3.